Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Theoretical one-way latency on PCIe 3.0 ×1 for a 256-byte packet is < 0.5µs. A single register write should be < 0.1µs.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: